2018-00570 - Throughput Analysis and Optimization of Process Networks for Hardware Compilers [PhD campaign] CRI Grenoble Rhone-Alpes

Contract type: Public service fixed-term contract
Level of qualifications required: Graduate degree or equivalent
Other valued qualifications: MSc in Computer Science
Fonction: PhD Position

About the research centre or Inria department

Inria the French national institute for research in computer science and control, is dedicated to fundamental and applied research in information and communication science and technology (ICST). Inria has a workforce of 3,800 people working throughout its eight research centers established in seven regions of France.

Grenoble is the capital city of the French Alpes. Combining the urban life-style of southern France with a unique mountain setting, it is ideally situated for outdoor activities. The Grenoble area is today an important centre of industry and science (second largest in France). Dedicated to an ambitious policy in the arts, the city is host to numerous cultural institutions. With 60,000 students (including 6,000 foreign students), Grenoble is the third largest student area in France.

Context

The CASH (Compilation and Analysis, Software and Hardware) group works on compilation techniques for high-performance computing. We are currently a team at the LIP laboratory (Lyon), and a sub-group of the ROMA team at Inria.

The overall objective of the CASH team is to take advantage of the characteristics of the specific hardware (generic hardware, hardware accelerators or FPGA) to compile energy efficient software and hardware. The long-term objective is to provide solutions for the end-user developers to use at their best the huge opportunities of these emerging platforms. The research directions of the team are:

* Dataflow models for HPC applications: We target representations that are expressive enough to express all kinds of parallelism and allow further optimizations.

* Compiler algorithms and tools for irregular applications: The extensions of these intermediate representations to enable complex control flow and complex data structures, and the design of associated analysis for optimized code generation for multicore processors and accelerators.

* Compiler Algorithms, Simulation and Tools for Reconfigurable Circuits: The application of the two preceding activities on High Level Synthesis, with additional resource constraints.

* Simulation of Systems on a Chip: A parallel and scalable simulation of Systems-on-Chips, which, combined with the preceding activity, will result in a complete workflow for circuit design.

Contact: [http://www.ens-lyon.fr/LIP/CASH/](http://www.ens-lyon.fr/LIP/CASH/)
Christophe Alias <Christophe.Alias@ens-lyon.fr>
[http://perso.ens-lyon.fr/christophe.alias](http://perso.ens-lyon.fr/christophe.alias)

Assignment
Since the end of Dennard scaling, energy efficiency is becoming a major bottleneck for supercomputers [1]. Most gains in performance now come from the augmentation of the number of computation units (processor cores, specialized processors). New programming paradigms have to be found to continue increasing performance in a given energy budget.

One solution is to implement the main algorithms of a computation in hardware, and map it to reconfigurable circuits (FPGA, Field Programmable Gate Array) [2]. To execute an application on FPGA, new technological locks must be overcome. Among them is the automatic and efficient translation of an algorithm into a circuit design. This operation is called HLS (High-level synthesis).

Translating a program into a circuit is done in several steps. First, the front-end generates an intermediate representation adapted to circuit synthesis. In the tools developed by CASH, this formalism is called `Data-aware Process Network` (DPN) [3] and represents a network of processes that captures the parallelism of an application and the communications between parallel processes. Then, the back-end translates each component of the process network into hardware while ensuring a good reuse of hardware resources. In the end, the circuit can be seen as a very large network of pipelined processes, reading inputs and producing outputs periodically.

The newly created CASH team works on novel approaches for automatic parallelization with a strong focus on hardware compilation for FPGA. CASH focuses on the polyhedral model [4], a sound framework to develop parallelization algorithms from imperative programs.

**Main activities**

The overall objective of the thesis is to propose models and compiler algorithms to optimize the throughput of DPN process networks under resource constraints. The first step is to model the latencies in a DPN process network and to instrument DPN process networks to measure dynamically the throughput. A SystemC model will be generated automatically from our DPN compiler. Experiments will be conducted on the PolyBench kernels [5] to identify the bottlenecks, trade-offs and possible optimizations.

The particular structure of DPN (static control, affine array accesses) makes it possible to build on polyhedral scheduling techniques. For example, we expect a combination of loop tiling/affine scheduling (such as [6]) and process splitting to give interesting results. Resource constraints (e.g. number of processes/channels) must be also be modeled and taken into account.

Another direction is to study theoretical throughput bounds on polyhedral kernels. How is the throughput related to the DPN process network structure? What is the maximum throughput attainable among all the process network realizations of a polyhedral kernel? Can we derive statically this throughput bound? We also expect this study to give insights for the throughput optimization itself.

References:


Supervisors:

This thesis will be supervised by Christophe Alias (Inria Researcher, ENS-Lyon) and Matthieu Moy (Assistant professor, HDR, UCBL).
Christophe Alias (http://perso.ens-lyon.fr/christophe.alias)'s research interests includes automatic parallelization (in the polyhedral model), static analysis and high-level synthesis for FPGA circuits. He wrote the DPN compiler which serve as a basis for this PhD thesis.

Matthieu Moy (https://matthieu-moy.fr)'s main research area is hardware simulation (using SystemC) and formal verification (model-checking, abstract interpretation, SMT solving). More recently, he started working on worst-case execution time for software and worst-case traversal time for networks-on-chip, and compilation for critical systems. He joined the LIP laboratory in 2017 and started working on HLS and polyhedral methods.

Keywords:
Compilation, process networks, parallelism, throughput optimization, high-level synthesis.

Skills
The candidate should have good background in compilation. A good knowledge of parallel programming is required. Prior experience with compiler/static analysis is obviously appreciated. The Ph.D consists in theoretical aspects and practical ones, hence the candidate should have both a good theoretical background and good programming skills.

Benefits package
- Subsidised catering service
- Partially-reimbursed public transport
- Social security
- Paid leave
- Flexible working hours
- Sports facilities

Remuneration
Monthly salary after taxes: around 1596,05€ for 1st and 2nd year. 1678,99€ for 3rd year. (medical insurance included).

General Information
- **Theme/Domain**: Distributed and High Performance Computing
  Scientific computing (BAP E)
- **Town/city**: Lyon
- **Inria Center**: CRI Grenoble - Rhône-Alpes
- **Starting date**: 2018-10-01
- **Duration of contract**: 3 years
- **Deadline to apply**: 2018-05-01

Contacts
- **Inria Team**: ROMA
- **Recruiter**: Alias Christophe / christophe.alias@inria.fr

Conditions for application
The campaign is not open to local students who have not done any significan mobility.

Defence Security:
This position is likely to be situated in a restricted area (ZRR), as defined in Decree No. 2011-1425 relating to the protection of national scientific and technical potential (PPST). Authorisation to enter an area is granted by the director of the unit, following a favourable Ministerial decision, as defined in the decree of 3 July 2012 relating to the PPST. An unfavourable Ministerial decision in respect of a position situated in a ZRR would result in the cancellation of the appointment.
Recruitment Policy:
As part of its diversity policy, all Inria positions are accessible to people with disabilities.

Warning: you must enter your e-mail address in order to save your application to Inria. Applications must be submitted online on the Inria website. Processing of applications sent from other channels is not guaranteed.